Atty. Dock † No. Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (REV. 7-80)PATENT AND TRADEMARX OFFICE Serial No. (BUR20000082US1) Unassigned LIST OF PRIOR ART **Applicant** CITED BY APPLICANT Wadgi W. Abadeer, et al. (Use several sheets if necessary) Group Filing Dat Unassigned Herewith U.S. PATENT DOCUMENTS FILING DATE CLASS SUBCLASS NAME DOCUMENT NUMBER DATE (if appropriate) INITIAL. 8/31/99 Nakata, et al. 5,945,834 AA 4/27/99 Beffa, et al. 5,898,629 AB Atkins, et al. 11/3/98 5,831,445 AC Kamieniecki, et al. 8/26/97 5,661,408 AD Arnaudov, et al. 4/29/97 5/625,297 ΑE Leas, et al. 2/4/97 5,600,257 AF 11/26/96 Sheen 5,578,930 AF 10/19/96 Atkins, et al. 5,570,032 ΑH Mallory, et al 9/3/96 5,552,704 Αl Charlton, et al. 6/18/96 5,528,159 AJ Freiermuth, et al. 5/21/96 5,519,193 ΑK Verkuil, et al. 5/12/96 5,489,974 AL Rostoker, et al. 2/6/96 5,489,538 AM Verkuil 1/16/96 5,485,091 Verkuil 8/15/95 5,442,297 AO King, et al. 8/8/95 5,440,241 AP Male, et al. 5/2/95 5,412,328 AQ Green, et al. 6/13/95 5,424,651 AR Campbell, et al. 3/21/95 AS 5,399,101 7/4/93 Morlion, et al. 5,429,520 OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) "WAFER LEVEL TEST AND BURN IN", IBM Technical Disclosure Bulletin, January 1992, pp. 401-404; VM \*MULTI-LAYER CERAMIC SPACE TRANSFORMER FOR WAFER LEVEL STRESS\*, IBM Technical Disclosure Bulletin, April V٧ 1999, pp. 385 - 386; "WAFER BURN-IN ISOLATION CIRCUIT", IBM Technical Disclosure Bulletin, November 1989, pp. 442-443 11/21/2002 DATE CONSIDERED EXAMINER • EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance

and not considered. Include copy of this form with next communication to applicant.